Sampled Reference Frame Algorithm Based on Space Vector Pulse Width Modulation for Five Level Cascaded H-Bridge Inverter by C, G. (Gomathi) et al.
Buletin Teknik Elektro dan Informatika 
(Bulletin of Electrical Engineering and Informatics) 
Vol. 3, No. 2, June 2014, pp. 127~140 
ISSN: 2089-3191     127 
  
Received January 28, 2014; Revised May 2, 2014; Accepted May 18, 2014 
 
Sampled Reference Frame Algorithm Based on Space 
Vector Pulse Width Modulation for Five Level Cascaded 
H-Bridge Inverter 
 
 
Gomathi C*1, Navya Nagath2, Veerakumar S3 
Department of Electrical and Electronics Engineering, Bannari Amman Institute of Technology 
Sathyamangalam Erode (DT), India 
*Corresponding author, email: csgomathi@gmail.com, navinagatheee@gmail.com 
 
 
Abstract 
In This paper the Sampled Reference Frame Algorithm for Five Level Cascaded H-Bridge Inverter 
is presented. This simple method is less computation method than Sector Identification. This SVPWM can 
drive any Multilevel Inverter with good DC utilization, less switching stress. This is used for high voltage 
and high power applications. By using Sampled Reference Frame Algorithm, there is no use of look up 
tables, sector selection, no need of reference voltage and angle information, 3φ to 2φ transformation. The 
inverter’s structure of these inverters is developed by using MATLAB SIMULINK software. 
  
Keywords: Space vector pulse width modulation. (SVPWM).Sinusoidal pulse width modulation (SPWM), 
Multilevel Inverter (MLI), Sector Identification Method, Sample Reference Frame Algorithm 
  
 
1. Introduction 
Decades the multi level inverter acts an important role in industries because of high 
voltage /high power application. To control the multi level inverter the pulse width modulation is 
suggested [2]. Conventional Sinusoidal Pulse Width Modulation (SPWM) disadvantages are 
overcome by the SVPWM. The SVPWM has better dc utilization, less switching stress and low 
THD [6].The Sector Identification can be done by 3߮ to 2߮ transformation. Then, the looks up 
tables are used to determine the switching vectors in better switching sequence. Finding the 
duration of switching vectors can be simplified by mapping the sector of multilevel inverter that 
considered to two level inverter. Then the Sampled Reference Frame Algorithm is the less 
computational method. By this sampled reference frame algorithm, switching times determined 
from the sampled reference phase voltages. After getting modulating wave, this compare with 
carrier wave. That is followed by carrier based pulse width modulation. There are 2 types, 1) 
Phase Shifted Multicarrier Modulation and 2) Level Shifted Multi Carrier Modulation [4]. The 
level shifted multi carrier modulation is classified into 3, they are, In-Phase Disposition (IPD), 
Alternative Phase Opposite Disposition (APOD), Phase Opposite Disposition (POD). In this 
paper the in phase disposition method is used. Then that pulses are given to the Cascaded Five 
Level H-Bridge Inverter. That has been developed in the MATLAB SIMULLINK software. 
 
 
2. Multi Level Inverter  
Multi Level Inverter is used to boost the voltage level with low THD. There are three 
types of Multi Level Inverter, They are, Diode Clamped Multi Level Inverter, Capacitor Clamped 
Multi Level Inverter, Cascaded H-Bridge Multi Level Inverter. 
 
Cascaded H-Bridge Multi Level Inverter 
In this cascaded H-bridge multi level inverter, the cascaded full bridge with separate DC 
sources, number of devices are less used [1].  
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Figure 1. Five level cascaded H-bridge inverter. 
 
 
Using of H- bridges including in this multilevel inverter increases the voltage level of the 
inverter. The Figure 1shows the five level cascaded H-bridge inverter. This having 8 switches, 
two DC sources and load. This requires less no of components, same amount of components 
are sufficient in every voltage level. For different voltage level the operation of switching 
sequence will be following in the table 1, when the battery has 2Vdc voltage. 
 
 
Table 1. Operating Switches with Different Voltage Level. 
SI.No Voltage Level Operating Switches 
1 0 S1 S5 S7 S3 
2 Vdc S1 S6 S8 S2 
3 2Vdc S1 S6 S5 S2 
4 -2Vdc S3 S8 S7 S4 
5 -Vdc S4 S6 S5 S2 
 
 
3. Basic Principle of SVPWM 
 The SVPWM have the constant switching time calculations for each state. This 
SVPWM can easily be changed to higher levels.SVPWM have good utilization of the DC link 
voltage, low current ripple and relative easy hardware implementation [3]. Compared to the 
SPWM, the SVPWM has a 15% higher utilization ratio of the voltage. As the number of level 
increases, the redundant switching states increases and also the complexity of selection of the 
switching states [5].  
  
Reference Vector 
The reference vector is represented in a αβ-plane. The switches being ON or OFF are 
determined by the location of the reference vector on this αβ-plane. 
 
 
Table 2. Eight Switching States of the Inverter 
Zero State 000 
Active State 001 
Active State 010 
Active State 011 
Active State 100 
Active State 101 
Active State 110 
Zero State 111 
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Figure  2. (a) Three phase inverter, (b) diagram of reference vector in abc and αβ axis 
 
 
The switches ON means 1, OFF means 0. The switches 1, 3, 5 are the upper switches 
and if these are 1 it turns the upper inverter leg ON and the terminal voltage (Va, Vb, and Vc) is 
positive. If the upper switches are zero, then the terminal voltage is 0. The lower switches are 
complementary to the upper switches, so the only possible combinations are the switching 
states: 000, 001, 010, 011, 100, 110, 110, 111. This means that there are 8 possible switching 
states, for which two of them are zero switching states and six of them are active switching 
states [9]. These are represented by active (V1-V6) and zero (V0) vectors. The zero vectors are 
placed in the axis origin. 
 
 
 
Figure 3. Space Vector Diagram of Two Level Inverter. 
 
 
It is assumed that the three-phase system is balanced: 
 
௔ܸ଴ ൅ ௕ܸ଴ ൅ ௖ܸ଴ ൌ 0 (1) 
 
These are the instantaneous phase voltages: 
 
௔ܸ ൌ Vsinሺߠݐሻ (2) 
 
௕ܸ ൌ Vsin ቀߠݐ ൅ ଶగଷ ቁ (3) 
 
௖ܸ ൌ Vsin ቀߠݐ ൅ ସగଷ ቁ (4) 
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When the three phase voltages are applied to a AC machine a rotating flux is created. 
This flux is represented as one rotating voltage vector. The magnitude and angle of this vector 
can be calculated with Clark's Transformation: 
 
௥ܸ௘௙ ൌ ఈܸ ൅ ݆ ఉܸ (5) 
 
The magnitude and angle of the reference vector is: 
 
ห ௥ܸ௘௙ห ൌ ට ఈܸଶ ൅ ఉܸଶ                ߠ ൌ tanିଵ ቀ௏ഁ௏ഀቁ                                                        
 
The reference voltage can then be expresses as: 
 
ఈܸ ൅ ݆ ఉܸ ൌ ଶଷ ቀ ௔ܸ ൅ ݁௝
మഏ
య ௕ܸ ൅ ݁ି௝
మഏ
య ௖ܸቁ  (6) 
 
Inserting the phase shfted values for Va, Vb and Vc gives: 
 
ఈܸ ൅ ݆ ఉܸ ൌ ଶଷ ቀ ௔ܸ ൅ cos ቀ
ଶగ
ଷ ቁ ௕ܸ ൅ cos ቀ
ଶగ
ଷ ቁ ௖ܸቁ ൅ ݆
ଶ
ଷ ቀsin ቀ
ଶగ
ଷ ቁ ௕ܸ െ sin ቀ 
ଶగ
ଷ ቁ ௖ܸቁ   (7) 
 
The voltage vectors on the alpha and beta axis can then be described as: 
 
൬ ఈܸఉܸ൰ ൌ
ଶ
ଷቌ
1 cos ቀଶగଷ ቁ cos ቀ
ଶగ
ଷ ቁ
0 sin ቀଶగଷ ቁ െ sin ቀ
ଶగ
ଷ ቁ
ቍ൭
௔ܸ
௕ܸ
௖ܸ
൱  (8) 
 
ൌ ଶଷቌ
1 ିଵଶ
ଵ
ଶ
0 √ଷଶ െ
√ଷ
ଶ
ቍ ∗ ൭
௔ܸ
௕ܸ
௖ܸ
൱ (9) 
 
ఈܸ ൌ ଶଷ ቀ ௔ܸ െ
ଵ
ଶ ௕ܸ െ
ଵ
ଶ ௖ܸቁ  (10) 
 
ఉܸ ൌ ଶଷ ቀ
√ଷ
ଶ ௕ܸ െ
√ଷ
ଶ ௖ܸቁ (11) 
 
Having calculated Vα, Vβ, Vref and the reference angle, the first step is taken. The next 
step is to calculate the duration time for each vector V1-V6. 
 
Time Duration 
 
 Along ∝ -axis: 
 
ଵܸ ൅ ଶܸ cos 60 ଶܶ ൌ ௥ܸ௘௙ ௌܶ cos ߠ  (12) 
 
Along ߚ-axis: 
 
ଶܸ sin 60 ଶܶ ൌ ௥ܸ௘௙ ௌܶ sin ߠ  (13) 
 
ଶܶ ൌ ௏ೝ೐೑்ೄ ୱ୧୬ఏ௏మ ୱ୧୬ ଺଴   (14) 
 
Substitute ߙ-axis equation, we get 
For sector 1, 
 
 ଵܶ ൌ ଶ∗௏ೝ೐೑்ೄ ୱ୧୬ሺ଺଴ିఏሻ√ଷ௏ವ಴   (15) 
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ଶܶ ൌ ଶ∗௏ೝ೐೑்ೄ ୱ୧୬ఏ√ଷ௏ವ಴   (16) 
 
We know,cos ߠ ൌ ௏ഀ௏ೝ೐೑  
 
So, ఈܸ ൌ ௥ܸ௘௙  ∗ cos ߠ (17) 
 
sin ߠ ൌ ௏ഁ௏ೝ೐೑  
 
So, 
 
ఉܸ ൌ ௥ܸ௘௙  ∗ sin ߠ  (18) 
 
Then ଵܶ, ଶܶ becomes, 
For sector 1, 
 
 ଵܶ ൌ ்ೄ௏ವ಴ ሺ ఈܸ െ
ଵ
√ଷ ఉܸሻ (19) 
 
       ଶܶ ൌ ்ೄ௏ವ಴
ଶ
√ଷ ఉܸ (20) 
 
For sector 2, 
ଵܶ ൌ ்ೄ௏ವ಴ ሺ ఈܸ ൅
ଵ
√ଷ ఉܸሻ (21) 
 
ଶܶ ൌ ்ೄ௏ವ಴ ሺെ ఈܸ ൅
ଵ
√ଷ ఉܸሻ (22) 
 
For sector 3, 
 
ଵܶ ൌ ்ೄ√ଷ௏ವ಴ ሺ2 ఉܸሻ (23) 
 
ଶܶ ൌ ି்ೄ௏ವ಴ ሺ ఈܸ ൅
ଵ
√ଷ ఉܸሻ (24) 
 
For sector 4, 
 
ଵܶ ൌ െ ்ೄ௏ವ಴ ሺ ఈܸ െ
ଵ
√ଷ ఉܸሻ (25) 
 
  ଶܶ ൌ െ ்ೄ௏ವ಴
ଶ
√ଷ ఉܸ (26) 
 
For sector 5, 
 
ଵܶ ൌ െ ்ೄ௏ವ಴ ሺ ఈܸ ൅
ଵ
√ଷ ఉܸሻ (27) 
 
ଶܶ ൌ െ ்ೄ௏ವ಴ ሺെ ఈܸ ൅
ଵ
√ଷ ఉܸሻ (28) 
 
For sector 6, 
 
ଵܶ ൌ െ ்ೄ√ଷ௏ವ಴ ሺ2 ఉܸሻ (29) 
 
ଶܶ ൌ ்ೄ௏ವ಴ ሺ ఈܸ ൅
ଵ
√ଷ ఉܸሻ (30) 
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Total time is 
 
ௌܶ ൌ ଵܶ ൅ ଶܶ ൅ ଴ܶ (31) 
 
Switching Time 
 
Duty Cycle: 
Each sector having 7 switching states for each cycle. It starts and ends with a zero 
vector. The uneven numbers travel counter clockwise in each sector and the even sectors travel 
clockwise. The table3 shows the duty cycle of three phases that’s are, TA, TB, and TC for six 
sectors. 
 
Table 3. Switching Time of Six Sector 
Sector 
no TA TB TC 
1 T1+T2+T0/2 T0/2+T2 T0/2 
2 T2+T0/2 T1+T2+T0/2 T0/2 
3 T0/2 T1+T2+T0/2 T2+T0/2 
4 T0/2 T2+T0/2 T1+T2+T0/2 
5 T2+T0/2 T0/2 T1+T2+T0/2 
6 T1+T2+T0/2 T0/2 T2+T0/2 
 
 
4. Sampled Reference Frame Algorithm 
By using sampled reference frame algorithm, the space vector wave (like third harmonic 
content wave) will be produced directly from the reference phase amplitude.In SPWM, each 
reference phase amplitude compared with carrier and then Voffset is added to the reference 
phase amplitude for generating maximum voltage of fundamental phase voltages. The Voffset   
will be, 
 
ܸ ௢௙௙௦௘௧ ൌ െሺ ௠ܸ௔௫ ൅ ௠ܸ௜௡ሻ/2 (32) 
 
Vmax is the maximum magnitude from sampled reference voltages. Vmin is the minimum 
magnitude from the sampled reference phase voltages. Adding Voffset at the sampling time will 
be active vectors being in sampling time, making SPWM equivalent to SVPWM .from that 
sampled reference phase amplitude, the minimum magnitude is first crosses the carrier wave, 
that creates first switching transition, the maximum magnitude cross triangular carrier wave    
creates last switching transition for two level inverter [10]. This can implemented to five level 
inverter. The following are the steps of algorithms consisting in the sampled reference frame 
algorithm. 
 
Step 1: 
Find the sampled values for reference phase voltages 
 
௔ܸ௦ ൌ sin ߠ (33) 
 
௕ܸ௦ ൌ sinሺߠ ൅ 120ሻ (34) 
 
௖ܸ௦ ൌ sinሺߠ ൅ 240ሻ (35) 
 
Step 2: 
Find the time equivalent of each voltage 
 
௔ܶ௦ ൌ ௔ܸ௦ ∗ ቀ ்ೄ௏ವ಴ቁ (36) 
 
Buletin TEI  ISSN: 2089-3191  
 
Sampled Reference Frame Algorithm Based on Space Vector Pulse Width … (Gomathi C) 
133
௕ܶ௦ ൌ ௕ܸ௦ ∗ ቀ ்ೄ௏ವ಴ቁ (37) 
 
௖ܶ௦ ൌ ௖ܸ௦ ∗ ቀ ்ೄ௏ವ಴ቁ (38) 
 
Where  ௌܶ  is the sampling time period and ஽ܸ஼ is the dc input voltage to the multi level inverter. 
 
Step 3: 
 
݉ܽݔሺ ௔ܶ௦, ௕ܶ௦, ௖ܶ௦ሻ (39) 
 
݉݅݊ሺ ௔ܶ௦, ௕ܶ௦, ௖ܶ௦ሻ (40) 
 
Step 4: 
Find offset time period 
 
௢ܶ௙௙௦௘௧ ൌ െሺ ௠ܶ௔௫ ൅ ௠ܶ௜௡ሻ/2 (41) 
 
Step 5: 
Find the time period for inverter leg switches, 
 
௚ܶ௔ ൌ ௔ܶ௦ ൅ ௢ܶ௙௙௦௘௧ (42) 
 
௚ܶ௕ ൌ ௕ܶ௦ ൅ ௢ܶ௙௙௦௘௧ (43) 
 
௚ܶ௖ ൌ ௖ܶ௦ ൅ ௢ܶ௙௙௦௘௧ (44) 
                                       
 
5. Simulation and Results 
The simulation results of the SPWM and SVPWM in five level cascaded H-bridge 
inverter circuits by using MATLAB is following below and wave forms are in works space model. 
 
Sector Identification of SVPWM: 
 The three phase sine waves with 120 degree phase shift are converted to two phase 
ߙߚ .that transformation circuit is developed in the following mat lab software. 
 
 
 
Figure 3. 3߮ to 2߮ transformation. 
 
 
The reference vector moving around all sectors that create an angleߠ, that compare 
with each sectors having 60 degree angle [8]. That Simulink model is following below. 
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Figure 4. Sector Selection model. 
 
 
The overall Simulink model of sector identification SVPWM method with three phase 
five level cascade h-bridge inverter is proceeded below. 
 
 
 
 
Figure 5. The overall Simulink model of sector identification SVPWM method. 
 
 
The Va,Vb,Vc sine wave with 120 degree phase shift is converted to two phase wave 
form (ߙߚ) that is 90 degree phase shift each other when ߙ is 0 degree ߚ is 90˚. 
 
 
 
 
Figure 6. 3߮ sine waves with 120˚phase shift 
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Figure 7. 2߮ sine waves with 90˚ phase shift. 
 
 
The angle ߠ wave form will be triangular wave. The sector selection wave is 6 step 
wave that is given below. 
 
 
 
 
Figure 8. The triangle wave of an angle. 
 
 
Then after sector selection, the ஺ܶ, ஻ܶ, ஼ܶ  values are getting like a modulating waveform. 
That compared with the four carrier wave. That is given to the five level cascaded inverter.  
 
 
 
 
Figure 9. Stepped wave of the sectors. 
 
 
 
 
Figure 10. 3߮ modulating SV wave. 
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Figure 11. Triangular with ref wave. 
 
 
The combined 3 phase wave forms are following Figure 12 is the phase voltage and 
Figure13 is the line voltage.  
 
 
 
 
Figure 12. Phase voltage for 5level inverter 
 
 
 
 
Figure 13. Line voltage for five level inverter. 
 
 
Sampled Reference Frame Algorithm 
 The three phase  ௔ܸ, ௕ܸ, ௖ܸ converted to ௔ܶௌ, ௕ܶௌ, ௖ܶௌ[7].From that the maximum and 
minimum values of ௔ܶௌ, ௕ܶௌ, ௖ܶௌ are used to find the   ௢ܶ௙௙௦௘௧ .that model is following below. 
 
 
 
Figure 14. Circuit of Finding Offset Value . 
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Figure 15. The overall circuit model of sampled reference 
 
 
The overall circuit model of sampled reference frame is given above. The modulating 
wave is compared to the carrier. Then that is given to five level inverter the three phase  ௔ܸ, ௕ܸ, ௖ܸ 
and ௔ܶௌ, ௕ܶௌ, ௖ܶௌ are shown by Figure16 and Figure17. 
 
 
 
 
Figure 16. 3φsine wave with 120˚phase shift. 
 
 
 
 
Figure 17. Tୟୗ,Tୠୗ,Tୡୗ  Wave with 120˚phase shift. 
 
 
Then, the T୫ୟ୶ and T୫୧୬ from  ௔ܶௌ, ௕ܶௌ, ௖ܶௌ is given. The   ௢ܶ௙௙௦௘௧ wave is like a triangular 
wave form, is converted to modulating wave. That shown in Figure 18, Figure 19, and Figure 20. 
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Figure 18. T୫ୟ୶ And T୫୧୬ wave. 
 
 
 
 
Figure 19. Triangular wave of offset. 
 
 
 
 
Figure 20. 3 φ modulating SV wave 
 
 
 
 
Figure 21. Triangular wave with reference wave. 
 
 
The following is the combined three phase wave of phase and line voltage of Five Level 
Inverter. That is given in Figure 22 and Figure 23.  
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Figure 22. Phase voltage for five level inverter 
 
 
 
 
Figure 23. Line voltage for five level inverter. 
 
 
Compared to sector identification the sampled reference frame SVPWM having low 
THD level that will be given in the following. 
 
 
 
 
Figure 24.  THD LEVEL for line voltage (sector identification) 
 
 
 
 
Figure 25.  THD LEVEL for line current (sector identification) 
 
 
 
 
Figure 26.  THD LEVEL for line voltage (sampled reference frame) 
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Figure 27. THD LEVEL for line current (sampled reference frame) 
 
 
The sector identification line current THD is 28.56%.and line voltage THD is 
13.06%.and then the sampled reference frame line current THD is 26.08 and line voltage THD 
is 12.02% without filter 
 
 
6. Conclusion 
A space vector pulse width modulation with sector identification and sampled reference 
frame algorithm was presented. The SVPWM can drive the inverter gating signal from the 
sampled amplitudes of the reference phase voltages. In this project the five level cascade h-
bridge inverter has been used. This has no look up tables and less computation method and 
hence reduces the implementation time compared to sector identification method. Because it 
have no sector identification method, and also ௥ܸ௘௙  and angle ߙߚ information is not needed. This 
results show good performance and less computation time was presented using MATLAB 
SIMULINK model. 
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